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AWARDS ABSTRACT
The present invention relates to thin film ferroelectric capa-
citors, and, more particularly, to processes for providing enhanced
non-volatile ferroelectric memories.
In accordance with the present invention, a processing tech-
nique is provided which comprises an anneal of the thin film ferro-
electric capacitor 10 following deposition of the top electrode 20
(post-top electrode anneal). In a conventional DRO (destructive
read-out) memory operation, the charge associated with the non-
switching pulse is called "Q2". The post-top electrode anneal re-
duces appreciably this charge Q2 30 and its rate of change with
retention time, t, which is given by dQ2/dt (compare Figs. 3 and
8). This charge Q2 probably arises due to slow switching polariza-
tion components (attributed to lack of grain orientation, defect
dipoles, slow domain kinetics, and/or slow reorientation of space
charge residing at the traps or in the grain boundaries) and time-
activated depolarization (unstable domains and/or slow reorienta-
tion of space charge residing at the traps or in the grain boun-
daries) occurring in the ferroelectric thin film 18. The anneal
treatment of the present invention thus leads to a ferroelectric
memory with enhanced retention and fatigue characteristics. This
anneal treatment results in forming the ferroelectric memory capa-
citor by forming the interface 22 between the top electrode and the
ferroelectric film and improving the ferroelectric thin film quali-
ty by improving the crystallization/grain orientation of the film
and/or reducing the trap density within it.
The procedure employed to reduce the charge associated with
the non-switching pulse comprises a treatment of the thin film
ferroelectric capacitor that assists the formation of the interface
between the top electrode and the ferroelectric film. The treat-
ment may be by heating in an air oven, laser annealing, or electron
bombardment.
Depending on the origin (deposition process conditions and
thermal history) and composition of the ferroelectric film and the
geometry, electrode thickness, and size of the devices, the actual
value of anneal temperature used for this formation process may
vary from case to case. However, the critical feature of this in-
vention is the identification of the two physical boundary condi-
tions within which the interface formation of the device is real-
ized, that leads to enhanced performance. This post-top electrode
deposition formation temperature needs to be preferably above the
crystallization temperature of the deposited ferroelectric film but
should certainly be below the temperature where metal-rich (i.e.,
Pb in the case of lead zirconate titanate) filament formation,
causing an increase in leakage current, starts to occur. As an ex-
ample, in the case of lead zirconate titanate ferroelectric films,
the lower and upper boundary conditions are about 550°C and 600°C,
respectively, with a preferred annealing temperature of about
560°C.
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Oriqin of the Invention:
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected not to retain title.
2O
Technical Field:
The invention relates to thin film ferroelectric capa-
citors, and, more particularly, to processes for providing
enhanced non-volatile ferroelectric memories.
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Backqround Ar_:
With the advances in technology to deposit thin films
of lead zirconate titanate (PZT) and integrate them with
conventional silicon technology, ferroelectric non-volatile
memories are now well into their development phase. The
memory element consists of a thin film ferroelectric capa-
citor, in which the non-volatile storage is based on the
remanent polarization within the ferroelectric thin film.
The established readout technique relies upon the transient
displacement current induced by polarization reversal under
applied switching pulse.
However, the thin film ferroelectric capacitors as de-
posited have slow switching polarization components and un-
dergo time-activated depolarization that cause instability
in memory operation. Accordingly, there is a need to pro-
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vide a process which improves the stability of the thin
film ferroelectric capacitors.
Statement of the Invention:
Accordingly, it is an object of the invention to pro-
vide more stable thin film ferroelectric capacitors for
memory applications.
In accordance with the invention, a processing tech-
nique is provided which comprises an anneal of the thin
film ferroelectric capacitor following deposition of the
top electrode (post-top electrode anneal). In a conven-
tional DRO (destructive read-out) memory operation, the
charge associated with the non-switching pulse is called
"Q2". The post-top electrode anneal reduces appreciably
this charge Q2 and its rate of change with retention time,
t, which is given by dQ2/dt. This charge Q2 probably
arises due to slow switching polarization components (at-
tributed to lack of grain orientation, defect dipoles, slow
domain kinetics, and/or slow reorientation of space charge
residing at the traps or in the grain boundaries) and time-
activated depolarization (unstable domains and/or slow re-
orientation of space charge residing at the traps or in the
grain boundaries) occurring in the ferroelectric thin film.
The anneal treatment of the present invention thus leads to
a ferroelectric memory with enhanced retention and fatigue
characteristics. This anneal treatment results in forming
the ferroelectric memory capacitor by forming the interface
between the top electrode and the ferroelectric film and
improving the ferroelectric thin film quality by improving
the crystallization/grain orientation of the film and/or
reducing the trap density within it.
The procedure employed to reduce the charge associated
with the non-switching pulse comprises a treatment of the
thin film ferroelectric capacitor that assists the forma-
tion of the interface between the top electrode and the
ferroelectric film.
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Depending on the origin (deposition process conditions
and thermal history) and composition of the ferroelectric
film and the geometry, electrode thickness, and size of the
devices, the actual value of anneal temperature used for
this formation process may vary from case to case. How-
ever, the critical feature of this invention is the iden-
tification of the two physical boundary conditions within
which the interface formation of the device is realized,
that leads to enhanced performance. This post-top elec-
trode deposition formation temperature needs to be pref-
erably above the crystallization temperature of the depos-
ited ferroelectric film but should certainly be below the
temperature where metal-rich (i.e., Pb in the case of lead
zirconate titanate) filament formation, causing an increase
in leakage current, starts to occur. As an example, in the
case of lead zirconate titanate ferroelectric films, the
lower and upper boundary conditions are about 550°C and
600°C, respectively, with a preferred annealing temperature
of about 560°C.
Brief Description of the Drawinqs:
Fig. 1 is a cross-sectional view of a generic ferro-
electric thin film capacitor device configuration.
Fig. 2 depicts the typical destructive read-out (DRO)
measurement pulse sequence as a function of time t.
Fig. 3 is a histogram plot, showing the typical reten-
tion characteristics of a ferroelectric capacitor where the
top electrode is as deposited.
Fig. 4 is a histogram plot, showing the effect of
counted pulses from 0 cycles onwards to i0 I0 cycles on the
Q1 and Q2 values both in the positive and negative direc-
tion, where Q1 is the charge on the capacitor associated
with a switching pulse and where Q2 is the charge on the
capacitor associated with a non-switching pulse.
Fig. 5 is a histogram plot similar to that of Fig. 4,
but depicting the Q1 and Q2 values for the ferroelectric
thin film capacitors as-deposited without annealing after
5i0
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deposition of the top electrode and with annealing at
200°C, 400°C, and 600°C.
Fig. 6 is a histogram plot similar to that of Fig. 4,
but depicting the Q1 and Q2 values for the ferroelectric
thin film capacitors with annealing at 560°C.
Fig. 7, on coordinates of steady photocurrent (_A/cm 2)
and 'n' cycling (i0 n cycles), is a plot exhibiting the
steady photoresponse as a function of the unannealed and
annealed ferroelectric thin film capacitors.
Fig. 8 is a histogram plot similar to that of Fig. 2,
but showing the retention characteristics of a ferroelec-
tric capacitor where the top electrode is annealed in ac-
cordance with the invention.
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Detailed Description of the Invention:
Referring now to the drawings, wherein like numerals
designate like elements, Fig. i shows a typical ferroelec-
tric thin film capacitor 10, formed on an insulating film
12 of SiO 2, supported on a silicon substrate 14. The capa-
citor 10 comprises a bottom electrode 16, a ferroelectric
layer 18 formed thereon, and a top electrode 20, formed on
the ferroelectric layer, defining an interface 22 between
the two layers. Contacts 24 and 26 are made to bottom
electrode 16 and top electrode 20, respectively. The elec-
trodes provide polarization control, for either read or
write operations.
The bottom and top electrodes 16 and 20 each typically
comprise platinum, although other conducting materials may
also be employed. Specifically, the bottom electrode 16
comprises a bilayer constituted of titanium followed by
platinum, as is well-known; this material provides a good
passivation on top of the silica layer 12. The top elec-
trode 20 may alternately comprise an electrically conduct-
ing oxide, such as indium tin oxide (ITO) and ruthenium ox-
ide. In another implementation, both the top and bottom
electrodes may be the perovskite high Tc compounds yttrium
5I0
15
20
25
30
35
5
barium copper oxide (YBCO) or lanthanum strontium copper
oxide (LSCO).
Previous work with use of platinum as the top elec-
trode 20 has been with relatively thick layers, on the or-
der of 3,000 _. However, the present inventor has dis-
covered that use of a much thinner layer for the top elec-
trode 20, on the order of i00 to 300 _, renders the device
more symmetric in its measured properties. Specifically,
the hysteresis loop (polarization as a function of electric
field) evidences greater symmetry with a thin top electrode
than with a thick top electrode.
The ferroelectric layer may comprise any of the well-
known ferroelectric materials. Lead zirconate titanate
(PbZr0.s3Ti0.4703), also known by the acronym PZT, is a well-
characterized material widely used in ferroelectric memo-
ries, and is accordingly preferred. Although the disclo-
sure herein is given specifically in terms of PZT, it will
be appreciated that any ferroelectric material, particular-
ly the titanates having the perovskite crystal structure,
may be processed in accordance with the teachings of the
invention, and accordingly, the invention is not limited to
the use of PZT alone. For memory devices employing PZT, it
is preferred that the ratio of Zr:Ti be in the range of
about 60:40 to 50:50.
The thickness of the PZT layer may range from about
0.I0 to 0.20 _m. A thickness greater than about 0.20 _m
either results in stress cracking, such as resulting from
use of a sol-gel process, or in an unacceptably long time
to fabricate, such as in metal-organic chemical vapor dep-
osition, sputtering, or laser ablation.
The ferroelectric thin film capacitor I0 may be em-
ployed as either an electrically or an optically address-
able memory unit in an array of capacitors, as is well-
known.
The typical DRO measurement pulse sequence schemati-
cally illustrated in Fig. 2 consists of measuring the
charge Q1 corresponding to the switching pulse R1 followed
10
15
20
25
30
35
6
by the measurement of the charge Q2 corresponding to the
non-switching pulse R2; this measurement is a function of
the voltage V s, which is the voltage across a sampling ca-
pacitor in the measuring device in response to the applied
pulse (RI, R2). In the measurement, a burst of pulses is
used as a preset sequence, followed by a write pulse, the
switching pulse RI, and the non-switching pulse R2, at an
applied pulse voltage VA, as shown in Fig. 2a.
Fig. 2b illustrates the determination of QI, where
PRIMAXis the maximum polarization measured and PR1REM is the
remanent polarization measured for the switching pulse RI.
Fig. 2b illustrates the determination of Q2, where PR2MAX is
the maximum polarization measured and PR2 REM is the remanent
polarization measured for the non-switching pulse R2.
For a typical experiment, the Q1 and Q2 values are
measured in both the positive as well as negative direction
as a function of the parameter under study. A measure of
the memory is obtained by the difference between the charg-
es Q1 and Q2.
The retention measurement consists in writing the mem-
ory by using a fixed programming pulse and reading the mem-
ory after an interim time t, which is the variable. For
non-volatile memory operation, retention with time is the
most important characteristic.
Fig. 3 illustrates the typical retention characteris-
tics of a ferroelectric capacitor where the top electrode
is as deposited. It will be noticed that although Q1 28 is
reducing slowly as expected as a logarithmic function of
retention time t, it is the rapid rise in the value of Q2
30 as a function of retention time that contributes to the
rapid effective loss of the retained memory signal. There-
fore, for enhanced memory characteristics, it would be de-
sirable to find a way to reduce Q2 30 and also keep its
value substantially steady as a function of the retention
time.
In the current state-of-the-art thin film ferroelec-
tric capacitor devices 10, the bottom platinum electrode 16
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undergoes an anneal along with the crystallization anneal
of the ferroelectric film 18, here, PZT, whereas the top
platinum electrode 20 is laid down cool, thus the device
structure forms an asymmetric Schottky barrier. PZT thin
films are deposited by a variety of techniques. Several
deposition techniques result in PZT films that are amor-
phous in their as-deposited form (e.g., sol-gel). Such
films are then subjected to an anneal (which is shared by
the bottom electrode) to obtain well-crystallized films in
the specific crystalline structure and grain orientation
desired for ferroelectric properties. This temperature is
identified as the crystallization temperature. In other
deposition techniques, the deposition itself may be done at
an elevated temperature to assist crystallization and grain
orientation of the film.
In accordance with the invention, a post-top electrode
deposition anneal treatment (annealing of the device fol-
lowing deposition of the top electrode 20 on the ferroelec-
tric film 18) is developed that makes the interface con-
tacts more symmetric. In addition, this treatment possibly
helps to anneal out the traps, reducing the trap density,
thereby reducing the space charge effect. Also, this an-
neal may further improve the crystallization of the PZT and
the grain orientation. Thus, the slow switching polariza-
tion components and time-activated depolarization are con-
siderably reduced.
The annealing treatment of the invention is done at a
temperature at or above the crystallization temperature of
the ferroelectric film. For PZT, the crystallization tem-
perature is about 550°C.
However, the annealing temperature cannot be too high,
since it causes the leakage current in the ferroelectric
device to increase and hence degrade the device, due to the
formation of metal-rich filaments (Pb, in the case of PZT).
Accordingly, the annealing temperature should not exceed
the crystallization temperature by more than about 50°C.
Thus, the annealing range for PZT is about 550 ° to 600°C.
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An annealing temperature of about 560°C has been observed
to provide the best results, and accordingly, that tempera-
ture is preferred for annealing.
Depending on the origin (deposition process conditions
and thermal history) of the PZT film and the geometry,
electrode thickness, and size of the devices, the actual
value of anneal temperature used for this formation process
may vary from case to case. However, the critical feature
of this invention is the identification of the two physical
boundary conditions within which the interface formation of
the device is realized, that leads to enhanced performance.
This post-top electrode deposition formation temperature
needs to be preferably above the crystallization tempera-
ture of the deposited PZT but should certainly be below the
temperature where metal-rich filament formation, causing an
increase in leakage current, starts to occur.
Annealing is done by placing the devices in an oven,
pre-heated to the desired temperature. Rapid insertion of
the devices into the oven, allowing the devices to thermal-
ly equilibrate, maintaining the devices in the oven for a
period of time, and then rapid extraction of the devices
from the oven is the preferred process. In most instances,
the time in the oven is about 10 to 15 minutes.
It has been found that treatment of the interface 22
between the ferroelectric film 18 and the top electrode 20
in accordance with the teachings of this invention is the
key to realizing a device with improved characteristics i0.
While thermal annealing in an oven is one way to realize
the benefits of the invention, there are other ways to af-
fect this interface 22 that also result in improved de-
vices. Laser annealing is another technique that leads to
the interface formation in a localized manner. Still an-
other technique involves electron bombardment.
Laser annealing is accomplished at a power of about 20
to 40 mJ/cm2; values greater than about 40 mJ/cm 2 tend to
ablate the top electrode 20. Preferably, laser annealing
is done at about 20 to 24 mJ/cm 2. Less than 1 sec of a
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cumulative exposure to the laser pulse is required to
achieve the desired formation. As an example, the anneal-
ing was done using a 10 ns pulse at 10 Hz frequency for
about 32 hours, yielding a cumulative exposure of about
0.01 sec.
Electron bombardment is done at a fluence greater than
about 1013 electrons/cm 2, and less than about 1014 elec-
trons/cm 2. The former value has no apparent effect on the
device, while the latter value results in devices with
enhanced characteristics indicative of a formed interface.
The treatment of the interface 22 in accordance with
the invention reduces scatter in the values of Q1 28 and Q2
30, reduces Q2, and enhances resistance to fatigue. Q1 and
Q2 are the charges on the capacitor associated with a
switching pulse and a non-switching pulse, respectively.
Reduction of scatter in the values of Q1 28 and Q2 30
is a measure of uniformity from device to device, and is a
desired result. A reduction in Q2 and a marked decrease in
its rate of increase with retention time t (dQ2/dt is re-
duced) make available more retained memory signal over a
longer retention period, thus enhancing the overall reten-
tion characteristics. Finally, prior art devices show suf-
ficient fatigue (reduction of polarization to <1 _C/cm 2, the
minimum differentiable signal) after about 1011 cycles at
105 Hz to render the device useless for storing a signal;
this translates to a time period of use of about 12 days.
Increasing the number of cycles before sufficient fatigue
sets in by a few of orders of magnitude would increase the
useful lifetime of the device to over three years. Treat-
ment by the process of the invention renders the device
usable with detectable polarization of >1 _C/cm 2 to over
1013 cycles as seen by extrapolating the observed results.
In effect, the anneal treatment in accordance with the
invention improves the dielectric constant of the ferro-
electric material, increases the dielectric breakdown
strength, reduces the barrier at the ferroelectric/elec-
trode interface, and reduces the fatigue rate, thereby
i0
making the memory significantly improved in terms of fa-
tigue and retention characteristics.
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Sol-gel lead zirconate titanate (PbZr0.53Ti0.4703) thin
films were obtained from Raytheon Company; these films had
been deposited by a modified Sayer's Technique on oxidized
silicon substrates covered with an evaporated Ti/Pt (=i,000
_/i,000 _) base electrode. Typically, the PZT composition
of (Zr/Ti - 53/47) with =18% excess lead was investigated;
these PZT films were about 1,700 _ thick.
Crystallization of the as-deposited PZT was accom-
plished at 550°C for i0 minutes in 100% oxygen. To com-
plete a conventional sandwich capacitor test structure,
thin films of platinum (about i00 to 150 _) were deposited
as the top electrode. The top electrodes were patterned by
conventional lift-off techniques as dots of 250 _m diame-
ter. Optical transmission through the top electrode films
(A = 300 to 800 nm) was about 30%.
The foregoing device configuration was used in the
practice of the invention. The anneal treatments were done
on devices fabricated as above, and the appropriate condi-
tions for each treatment were thereby determined.
The measurement consisted of measuring the charge Q1
corresponding to a switching pulse R1 followed by the mea-
surement of the charge Q2 corresponding to a non-switching
pulse R2. For a typical experiment, the Q1 and Q2 values
were measured in both the positive as well as negative
direction as a function of the parameter under study. A
burst of 20 pulses was used as the preset sequence for all
experiments (except for the retention experiment, where a
burst of 6 pulses was utilized for preset). The time gap
between the write and first read pulse was about 1.5 sec-
onds and the time gap between the consecutive reads was
about 2.5 seconds for all experiments.
Annealing of the ferroelectric capacitors following
deposition of the top electrode was done in an open air
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furnace by rapid insertion and extraction of the sample at
the desired annealing temperature. For a survey of the
effects of annealing, three different batches of thin film
ferroelectric capacitors were annealed at 200°C, 400°C, and
600°C. Measurements of Q1 and Q2 in both directions were
then made, where Q1 and Q2 each are integrated charge mea-
sured with a sampling capacitor, the former measured by a
switching pulse and the latter by a non-switching pulse
applied to the ferroelectric capacitor.
The optical probing described herein consisted of mea-
suring the steady zero bias photocurrent response from the
thin film ferroelectric capacitor as a function of opera-
tion cycles for the unannealed samples and samples annealed
after deposition of the top electrode at the different an-
nealing temperatures. This steady photoresponse was found
to be an indicator of the status of the two PZT/platinum
interfaces. This steady response is the net photovoltaic
current due to two back-to-back Schottky barriers or the
stress gradient residing within the PZT film due to the
processing history. The steady current measurement was
done after the illumination pulse was on for 60 seconds to
ensure that the contribution due to the initial space
charge effected transient had completely relaxed.
Fig. 4 shows the effect of counted pulses from 0
cycles onwards to i0 I0 cycles on the Q1 28 and Q2 30 values
both in the positive and negative direction. The device
exhibits low polarization in the virgin state (at 0 cy-
cles). With voltage cycling, the polarization improves,
the peak value is achieved at about 105 cycles, then a pla-
teau is maintained up to about 107 to 108 cycles. Beyond
that, the device starts degrading in its polarization value
rapidly, exhibiting fatigue related with polarization
switching. This characteristic is very typical of differ-
ent devices made from different batches of the PZT. With-
out subscribing to any particular theory, it appears that
the electrode/ferroelectric interface 22 of the device un-
dergoes a formation process related with changes in the
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interface chemistry and built-in stress at the interface
originating from the processing of the PZT and device fab-
rication.
Fig. 5 presents a comparative survey of Q1 and Q2 val-
ues for the as-deposited unannealed thin film ferroelectric
capacitor and for thin film ferroelectric capacitors an-
nealed after top electrode deposition, the annealing done
at 200°C, 400°C, and 600°C, as described above. Typical
results as illustrated in Fig. 3 suggest the occurrence of
two important effects. Annealing the device above the Cu-
rie point (=375"C for PZT) makes the device more symmetric
with respect to its polarization values in both the posi-
tive and negative direction. This may be occurring due to
thermal depoling of the PZT above the Curie temperature or
an associated stress release mechanism. The role of the
PZT/top electrode interface 22 is crucial because annealing
is observed to affect the device quality only if it is done
after the deposition of the top electrode 20. The Q1 28
and Q2 30 values are reduced successively as the anneal
temperature is increased. However, annealing at tempera-
tures above the crystallization temperature (>550°C for
PZT) continues to reduce the Q2 values but a distinct in-
crease in the Q1 value is observed, effectively yielding a
higher remanent polarization value (QI - Q2).
It will also be noted that the anneal treatment above
the crystallization temperature, that is, in the range from
550 ° to 600°C, markedly reduces the device-to-device scat-
ter on the chip. Fig. 6 shows the Q1 28 and Q2 30 values
for a post-top electrode annealed thin film ferroelectric
capacitor (annealed at 560°C) as a function of the voltage
cycling. The anneal treatment is perceptibly accelerating
the formation process so that even at 0 cycles a substan-
tial polarization of 8 _C/cm 2 is obtained. The fatigue
characteristics are improved such that the device maintains
the polarization value of 8 _C/cm 2 up to over i0 I0 cycles of
operation, thus extending its useful lifetime.
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Fig. 7 exhibits the steady photoresponse as a function
of the cycling for the unannealed (Curve 32) and post-top-
electrode annealed thin film ferroelectric capacitors. The
photoresponse serves as a good indicator of the formation
of the ferroelectric/electrode interface 22. The device
annealed at 400°C (Curve 34) is not significantly different
from the unannealed device (Curve 32) in terms of forma-
tion. However, formation is seen to initiate at 500°C
(Curve 36), and optimum formation is obtained in the range
of about 550 ° to 600°C, as indicated by the result for
560°C (Curve 38).
As seen from the foregoing data, the PZT/electrode in-
terface 22 undergoes a formation process to form the ferro-
electric memory capacitor. The formation process can be
controlled by localized agitation treatments such as an-
nealing to yield devices of markedly enhanced stability,
reduced device-to-device scatter, and enhanced retention as
well as fatigue characteristics. A device with 8 gC/cm 2 of
remanent polarization all the way from 0 cycles to over 1010
cycles of operation has been demonstrated.
The steady photocurrent response serves as a good in-
dicator of the formation process because it undergoes a
reduction in value when formation takes place and remains
steady for a device that is already formed by annealing at
the formation temperature (Curve 38, device annealed at
560°C). A drop in the value of steady current is asso-
ciated with formation. A formed device which has undergone
formation anneal at 560°C does not vary much in its photo-
response with cycling.
The reduction in the magnitude of Q2 30 as a function
of annealing temperature allows enhancement in retained po-
larization signal. Of further significance is the reduc-
tion in the rate of increase of Q2 30 as a function of re-
tention time. This latter effect is illustrated in Fig. 8.
These effects both cooperate to provide an improved device
10.
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Thus, there has been disclosed a method of reducing
the charge associated with a non-switching pulse and its
rate of change as a function of retention time in thin film
ferroelectric capacitors comprising a bottom electrode, a
top electrode, and a layer of ferroelectric material sand-
wiched therebetween. It will be readily apparent to those
skilled in this art that various changes and modifications
of an obvious nature may be made without departing from the
spirit of the invention, and all such changes and modifica-
tions are considered to fall within the scope of the in-
vention, as defined by the appended claims.
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ENHANCED FATIGUE AND RETENTION IN
FERROELECTRIC THIN FILM MEMORY CAPACITORS BY
POST-TOP ELECTRODE ANNEAL TREATMENT
ABSTRACT OF THE DISCLOSURE _
i
Thin film ferroelectric capacitors (10) comprising a
ferroelectric film (18) sandwiched between electrodes (16
and 20) for nonvolatile memory operations are rendered more
stable by subjecting the capacitors to an anneal following
deposition of the top electrode (20). The anneal is done
so as to form the interface (22) between the ferroelectric
film and the top electrode. Heating in an air oven, laser
annealing, or electron bombardment may be used to form the
interface. Heating in an air oven is done at a temperature
at least equal to the crystallization temperature of the
ferroelectric film. Where the ferroelectric film comprises
lead zirconate titanate, annealing is done at about 550 ° to
600°C for about I0 to 15 minutes. The formation treatment
reduces the magnitude of charge associated with the non-
switching pulse in the thin film ferroelectric capacitors.
Reduction of this charge leads to significantly more stable
nonvolatile memory operations in both digital and analog
memory devices. The formation treatment also reduces the
ratio of change of the charge associated with the non-
switching pulse as a function of retention time. These
improved memory devices exhibit greater performance in
retention and reduced fatigue in memory arrays.
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